Designing Incremental Sigma-Delta ADCs for low Thermal Noise in Image Sensors

نویسندگان

  • Adi Xhakoni
  • Georges Gielen
چکیده

Incremental Sigma-Delta (ISD) ADCs are becoming popular in the imaging field mainly due to 2 characteristics: the intrinsic oversampling of the converter which decreases the thermal noise of the pixel source follower and the reduced accuracy required by the analog building blocks. In this paper we present some design guidelines for choosing the appropriate ISD architecture according to the imager design specifications in terms of conversion speed, power consumption and noise. Furthermore, we propose some novel solutions to common ISD design issues, such as modulator reference buffering, which hinder the implementation of this converter type in high speed, high resolution image sensors. Keywords—Incremental Sigma Delta, ADC, low noise, low power, shared opamp, reference buffering, calibration

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Time-Mode Signal Quantization for Use in Sigma-Delta Modulators

The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...

متن کامل

Digital Pixel Sensor Array with Logarithmic Delta-Sigma Architecture

Like the human eye, logarithmic image sensors achieve wide dynamic range easily at video rates, but, unlike the human eye, they suffer from low peak signal-to-noise-and-distortion ratios (PSNDRs). To improve the PSNDR, we propose integrating a delta-sigma analog-to-digital converter (ADC) in each pixel. An image sensor employing this architecture is designed, built and tested in 0.18 micron com...

متن کامل

Adaptive Digital Compensation of Analog Circuit Imperfections for Cascaded Delta-Sigma Analog-to-Digital Converters

1. Goal: high resolution and large bandwidth ADCs. 2. ADCs: oversampling, noise shaping, (one-bit quantizer); trade speed for resolution; trade analog-circuit accuracy for digital-circuit complexity. 3. Architecture: cascaded 2-0 delta-sigma (2-0 MASH) ADC; p robust stability and speed; high sensitivity to analog-circuit imperfections. 4. Issues of the MASH ADCs: designing the structure; handli...

متن کامل

Two-step continuous-time incremental sigma-delta ADC

A two-step continuous-time (CT) incremental sigma-delta (ΣΔ) ADC, which enhances the performance of conventional CT incremental ΣΔ ADCs, is proposed. By pipelining two second-order CT incremental ΣΔ ADCs, the proposed two-step architecture can achieve high resolution without sacrificing the conversion rate. Compared to other alternatives, the two-step CT incremental ΣΔ ADC exhibits the freedom ...

متن کامل

SNR Reduction of 2 Order Sigma Delta Modulator using Genetic Algorithm

Over-sampling sigma-delta analog-to-digital converters (ADCs) are one of the key building blocks of state of the art wireless transceivers, especially with the voice communication system. This paper addresses a brief review for designing a Sigma-Delta modulator. A Genetic Algorithm (GA) based 2 order Sigma-Delta modulator design is proposed.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013